
gen_byte_parity.lane_parity0_i__0
I0[7:0]
O
RTL_REDUCTION_XOR
gen_byte_parity.lane_parity0_i__1
gen_byte_parity.lane_parity0_i__2
gen_byte_parity.lane_parity0_i__3
gen_byte_parity.lane_parity0_i
key_in[127:0]
clk
tamper
rst_n
load
soft_zeroize
key_out1_i
S=1'b1 I0
S=default I1
S
RTL_MUX
key_out_i
S=1'b1 I0[127:0]
S=default I1[127:0]
O[127:0]
key_out0_i
S=1'b0 I0
key_out_i__0
key_out_reg[127:0]
CLR
C
CE
D
Q
RTL_REG_ASYNC
key_out[127:0]
gen_byte_parity.lane_parity0_i__4
gen_byte_parity.lane_parity0_i__5
gen_byte_parity.lane_parity0_i__6
gen_byte_parity.lane_parity0_i__7
gen_byte_parity.lane_parity0_i__8
gen_byte_parity.lane_parity0_i__9
gen_byte_parity.lane_parity0_i__10
gen_byte_parity.lane_parity0_i__11
gen_byte_parity.lane_parity0_i__12
gen_byte_parity.lane_parity0_i__13
gen_byte_parity.lane_parity0_i__14
parity_ok0_i
I0[15:0]
parity_ok_i
I0
RTL_INV
parity_ok